Design Optimization of a 4-Bit Synchronous CMOS Counter for High-Speed and Area Efficiency, International Journal of Emerging Technologies in Computing, Electronics and Artificial Intelligence, Vol. 1, Issue 3, March 2026, pp. 1–5.

Maturu Kalaharika and R. Santosh

Scroll to Top